View KS57C0404_121565.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
1
PRODUCT OVERVIEW
The KS57C0404/C0408 single-chip CMOS microcontroller has been designed for very high-performance using Samsung's newest 4-bit CPU core, SAM47 (Samsung Arrangeable Microcontrollers). The KS57P0408 is the microcontroller which has 8K-bytes one-time-programmable ROM and the functions are same to KS57C0404/C0408. With two 8-bit timer/counters, an 8-bit serial I/O interface, and eight software n-channel open-drain I/O pins, the KS57C0404/C0408 offers an excellent design solution for a wide variety of general-purpose applications. Up to 36 pins of the 42-pin SDIP or 44-pin QFP package can be dedicated to I/O. Seven vectored interrupts provide fast response to internal and external events. In addition, the KS57C0404/C0408's advanced CMOS technology provides for low power consumption and a wide operating voltage range.
1-1
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
FEATURES SUMMARY
Memory * * * 512 x 4-bit RAM 4096 x 8-bit ROM: KS57C0404 8192 x 8-bit ROM: KS57C0408 Bit Sequential Carrier * Supports 16-bit serial data transfer in arbitrary format
Interrupts * * * 3 external interrupt vectors 4 internal interrupt vectors 2 quasi-interrupts
36 I/O Pins * * * Input only: 4 pins I/O: 24 pins N-channel open-drain I/O: 8 pins
Power-Down Modes * * Idle: Only CPU clock stops Stop: System clock stops
Memory-Mapped I/O Structure * Data memory bank 15
8-Bit Basic Timer * 4 interval timer functions
Oscillation Sources * * * Crystal or Ceramic for system clock Oscillation frequency : 0.4 - 6.0MHz CPU clock divider circuit (by 4. 8, or 64)
Two 8-Bit Timer/Counters * * * Programmable interval timer External event counter function Timer/counters clock outputs to TCLO0 and TCLO1 pins
Instruction Execution Times * * 0.95, 1.91, 15.3 s at 4.19 MHz 0.67, 1.33, 10.7 s at 6.0 MHz
Watch Timer * * Time interval generation: 0.5 s, 3.9 ms at 4.19 MHz 4 frequency outputs to the BUZ pin
Operating Temperature * - 40 C to 85 C
Operating Voltage Range * * 1.8 V to 5.5 V (Main) 2.0 V to 5.5 V (OTP)
8-Bit Serial I/O Interface * * * 8-bit transmit/receive mode 8-bit receive mode LSB-first or MSB-first transmission selectable
Package Types * 42-pin SDIP, 44-pin QFP
1-2
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
FUNCTION OVERVIEW
SAM47 CPU All KS57-series microcontrollers have the advanced SAM47 CPU core. The SAM47 CPU can directly address up to 32K-byte of program memory. The arithmetic logic unit(ALU) performs 4-bit addition, subtraction, logical, and shift-and-rotate operations in one instruction cycle and most 8-bit arithmetic and logical operation in two cycles. CPU REGISTERS program counter A 12-bit program counter (PC) stores addresses for instruction fetches during program execution. Usually, the PC is incremented by the number of bytes of the fetched instruction. The one instruction fetch that does not increment the PC is the 1-byte REF instruction which references instruction stored in a look-up table in the ROM. Whenever a reset operation or an interrupt occurs, bits PC12 though PC0 are set to the vector address. Stack pointer An 8-bit stack pointer (SP) stores addresses for stack operation. The stack area is located in general-purpose data memory bank 0. The SP is 8-bit read/writeable and SP bit 0 must always be logic zero. During an interrupt or a subroutine call, the PC value and the PSW are written to the stack area. When the service routine has completed, the values referenced by the stack pointer are restored. Then, the next instruction is executed. The stack pointer can access the stack despite data memory access enable flag status. Since the reset value of the stack pointer is not defined in firmware, you use program code to initialize the stack pointer to 00H. This sets the first register of the stack area to data memory location 0FFH. PROGRAM MEMORY In its standard configuration, the 4096 x 8-bit (KS57C0404), 8192 x 8-bit (KS57C0408) ROM is divided into four areas: 16-byte area for vector addresses 96-byte instruction reference area 16-byte general-purpose area (0010 - 001FH) 3968-byte area for general-purpose program memory (KS57C0404) 8064-byte area for general-purpose program memory (KS57C0408) The vector address area is used mostly during reset operation and interrupts. These 16 bytes can alternately be used as general-purpose ROM. The REF instruction references 2x1-byte or 2-byte instruction stored in reference area location 0020H - 007FH. REF can also reference three-byte instruction such as JP or CALL. So that a REF instruction can reference these instruction, however, the JP or CALL must be shortened to a 2-byte format. To do this, JP or CALL is written to the reference area with the format TJP or TCALL instead of the normal instruction name. Unused location in the REF instruction look-up area can be allocated to general-purpose use.
1-3
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
DATA MEMORY Overview The 512 x 4bit data memory has five areas: 32 x 4-bit working register area 224 x 4-bit general-purpose area in bank 0 which is also used as the stack area 256 x 4-bit general-purpose area in bank 1 128 x 4-bit area in bank 15 for memory-mapped I/O addresses The data memory area is also organized as three memory banks bank0, bank1, and bank15. You use the select memory bank instruction (SMB) to select one of the banks as working data memory. Data stored in RAM location are 1-, 4-, and 8-bit addressable. After a hardware reset, data memory initialization values must be defined by program code. Data Memory addressing modes The enable memory bank (EMB) flag controls the addressing mode for data memory banks 0, 1, or 15. When the EMB flag is logic zero, only location 00H-7FH of bank 0 and bank 15 can be accessed. When the EMB flag is set to logic one, all three data memory banks can be accessed based on the current SMB value. Working registers The RAM's working register area in data memory bank 0 is also divided into four register banks. Each register bank has eight 4-bit registers. Paired 4-bit registers are 8-bit addressable. Register A can be used as a 4-bit accumulator and double register EA as an 8-bit extended accumulator; double registers WX, WL, and HL are used as address pointers for indirect addressing. To limit the possibility of data corruption due to incorrect register addressing, it is advisable to use bank 0 for main programs and banks 1, 2, and 3 for interrupt service routines. Bit sequential carrier The bit sequential carrier (BSC) mapped in data memory bank 15 is a 16-bit general register that you can manipulate using 1-, 4-, and 8-bit RAM control instructions. Using the BSC register, addresses and bit location can be specified sequentially using 1-bit indirect addressing instructions. In this way, a program can generate 16-bit data output by moving the bit location sequentially, incrementing or decrementing the value of the L register. You can also use direct addressing to manipulate data in the BSC.
1-4
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
CONTROL REGISTERS Program Status Word The 8-bit program status word (PSW) controls ALU operation and instruction execution sequencing. It is also used to restore a program's execution environment when an interrupt has been serviced. Program instructions can always address the PSW regardless of the current value of data memory access enable flags. Before an interrupt is processed, the PSW is pushed onto the stack in data memory bank 0. When the routine is completed, PSW values are restored. IS1 C IS0 SC2 EMB SC1 ERB SC0
Interrupt status flags (IS1, IS0), the enable memory bank and enable register bank flags (EMB, ERB), and the carry flag ( C ) are 1- and 4-bit read/write or 8-bit read-only addressable. Skip condition flags (SC0-SC2) can be addressed using 8-bit read instructions only. Select Bank (SB) Register Two 4-bit location called the SB register store address values used to access specific memory and register banks: the select memory bank register, SMB, and the select register bank register, SRB. 'SMB n' instructions select a data memory bank (0, 1, or 15) and store the upper four bits of the 12-bit data memory address in the SMB register. The 'SMB n' instruction is used to select register bank 0, 1, 2, or 3, and to store the address data in the SRB. The instructions 'PUSH SB' and 'POP SB' move SMB and SRB values to and from the stack for interrupts and subroutines. CLOCK CIRCUITS System oscillation circuit generates the internal clock signals for the CPU and peripheral hardwares. The system clock can use a crystal, ceramic, or RC oscillation source, or an externally-generated clock signal. To drive KS57C0404/C0408 using an external clock source, the external clock signal should be input to Xin, and its inverted signal to Xout. A 4-bit power control register is used to enable or disable oscillation, and to select the CPU clock. The internal system clock signal (fx) can be divided internally to produce three CPU clock frequencies fx/4, fx/8, or fx/64. INTERRUPTS Interrupt requests can be generated internally by on-chip processes (INTB, INTT0, INTT1, and INTS) or externally by peripheral devices (INT0, INT1, and INT4). There are two quasi-interrupts: INT2 and INTW. INT2/KS0-KS7 detects rising/falling edges of incoming signals and INTW detects time intervals of 0.5 seconds of 3.91 milliseconds at 4.19MHz. The following components support interrupt processing: Interrupt enable flags Interrupt request flags Interrupt priority registers Power-down termination circuit
1-5
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
POWER-DOWN To reduce power consumption, there are two power-down modes: idle and stop. The IDLE instruction initiates idle mode and the STOP instruction initiates stop mode. In idle mode, only the CPU clock stops while peripherals and the oscillation source continue to operate normally. Stop mode effects only the system clock. In stop mode system clock oscillation stops completely, halting all operations except for a few basic peripheral functions. RESET or an interrupt (with the exception of INT0) can be used to terminate either idle or stop mode. RESET When a RESET signal occurs during normal operation or during power-down mode, the CPU enters idle mode when the reset operation is initiated. When the standard oscillation stabilization interval (31.3 ms at 4.19 MHz) has elapsed, normal CPU operation resumes. I/O PORTS The KS57C0404/C0408 has 9 I/O ports. Pin addresses for all I/O ports are mapped to locations FF0H-FFCH in bank 15 of the RAM. There are 4 input pins, 24 configurable I/O pins, and 8 software n-channel open-drain I/O pins, for a total of 36 I/O pins. The contents of I/O port pin latches can be read, writen, or tested at the corresponding address using bit manipulation instructions. TIMERS AND TIMER/COUNTERS The timer function has four main components: an 8-bit basic interval timer, two 8-bit timer/counters, and a watch timer. The 8-bit basic timer generates interrupt requests at precise intervals, based on the selected CPU clock frequency. The programmable 8-bit timer/counters are used for external event counting, generation of arbitrary clock frequencies for output, and dividing external clock signals. The 8-bit timer/counter 0 generates a clock signal (SCK) for the serial I/O interface. The watch timer has an 8-bit watch timer mode register, a clock selector, and a frequency divider circuit. Its functions include real-time and watch-time measurement, and frequency outputs for buzzer sound. SERIAL I/O INTERFACE The serial I/O interface supports the transmission or reception of 8-bit serial data with an external device. The serial interface has the following functional components: 8-bit mode register Clock selector circuit 8-bit buffer register 3-bit serial clock counter The serial I/O circuit can be set either to transmit-and-receive or to receive-only mode. MSB-first or LSB-first transmission is also selectable. The serial interface operates with an internal or an external clock source, or using the clock signal generated by the 8-bit timer/counter 0. To modify transmission frequency, the appropriate bits in the serial I/O mode register (SMOD) must be manipulated.
1-6
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
BLOCK DIAGRAM
BASIC TIMER INT0, INT1, INT2,INT4 8-BIT TIMER/ COUNTER 0 Xin Xout
WATCH TIMER
RESET
P0.0 / SCK I/O PORT 0 INTERRUPT CONTROL BLOCK CLOCK INSTRUCTION REGISTER P0.1 / SO P0.2 / SI P0.3 / BTCO
8-BIT TIMER/ COUNTER 1 INTERNAL INTERRUPTS P4.0 - 4.3 P5.0 - 5.3 I/O PORT 4 INSTRUCTION DECODER I/O PORT 5 ARITHMETIC P6.0 - 6.3 / KS0 - S3 P7.0 - 7.3 / KS4 - S7 AND I/O PORT 6 LOGIC UNIT
PROGRAM COUNTER
SERIAL I/O
P1.0 / INT0 P1.1 / INT1 P1.2 / INT2 P1.3 / INT4 P2.0 / TCLO0
INPUT PROGRAM STATUS WORD PORT 1
I/O PORT 2 STACK POINTER I/O PORT 3
P2.1 / TCLO1 P2.2 / CLO P2.3 / BUZ P3.0 / TCL0 P3.1 / TCL1 P3.2 P3.3
I/O PORT 7
P8.0 - 8.3
I/O PORT 8
512 x 4-BIT DATA MEMORY
PROGRAM MEMORY 4 KBYTE: KS57C0404 8 KBYTE: KS57C0408
Figure 1-1. KS57C0404/C0408/P0408 Block Diagram
1-7
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
PIN ASSIGNMENTS
P1.3 / INT4 P1.2 / INT2 P1.1 / INT1 P1.0 / INT0 P2.3 / BUZ P2.2 / CLO P2.1 / TCLO1 P2.0 / TCLO0 P0.3 / BTCO P0.2 / SI P0.1 / SO P0.0 / SCK P8.3 P8.2 P8.1 P8.0 P3.3 P3.2 P3.1 / TCL1 P3.0 / TCL0 VDD
1 2 3 4 5 6 7
42 41 40 39 38 37 36
VSS P7.0 / KS4 P7.1 / KS5 P7.2 / KS6 P7.3 / KS7 P6.0 / KS0 P6.1 / KS1 P6.2 / KS2 P6.3 / KS3 Xin Xout
RESET
9 10 11 12 13 14 15 16 17 18 19 20 21
KS57C0404/C0408
8
35 34 (42-SDIP-600) 33 32 31 30 29 28 27 26 25 24 23 22
P5.0 P5.1 P5.2 P5.3 P4.0 P4.1 P4.2 P4.3 TEST
P2.0 / TCLO0 24
33
32
31
30
29
28
27
26
25
23
P2.1 / TCLO1
P0.3 / BTCO
P0.0 / SCK
P0.1 / SO
P0.2 / SI
P8.0
P8.1
P8.2
P8.3
NC
NC P3.3 P3.2 P3.1 / TCL1 P3.0 / TCL0 VDD TEST P4.3 P4.2 P4.1 P4.0
34 35 36 37 38 39 40 41 42 43 44 10 11 1 2 3 4 5 6 7 8 9
22 21 20 19 18
P2.2 / CLO P2.3 / BUZ P1.0 / INT0 P1.1 / INT1 P1.2 / INT2 P1.3 / INT4 VSS P7.0 / KS4 P7.1 / KS5 P7.2 / KS6 P7.3 / KS7
KS57C0404/C0408
(44-QFP-1010B)
17 16 15 14 13 12
P6.3/KS3
P6.2/KS2
P6.1/KS1
Figure 1-2. KS57C0404/C0408 Pin Assignment Diagrams
1-8
P6.0/KS0
P5.3
P5.2
P5.1
P5.0
RESET
Xout
Xin
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
PIN DESCRIPTI/ONS
Table 1-1. KS57C0404/C0408/P0408 Pin Description Pin Name P0.0 P0.1 P0.2 P0.3 Pin Type I/O Description 4-bit I/O port. 1-bit or 4-bit read/write and test is possible. Individual pins are software configurable as input or output. 4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins. 4-bit input port. 1-bit and 4-bit read and test is possible. 3-bit pull-up resistors are assignable by software to pins P1.0, P1.1, and P1.2. Same as port 0. Number 12 (28) 11 (27) 10 (26) 9 (25) Share Pin SCK SO SI BTCO
P1.0 P1.1 P1.2 P1.3 P2.0 P2.1 P2.2 P2.3 P3.0 P3.1 P3.2 P3.3 P4.0-P4.3 P5.0-P5.3
I
4 (20) 3 (19) 2 (18) 1 (17) 8 (24) 7 (23) 6 (22) 5 (21) 20 (38) 19 (37) 18 (36) 17 (35) 26-23 (44-41) 30-27 (4-1)
INT0 INT1 INT2 INT4 TCLO0 TCLO1 CLO BUZ TCL0 TCL1
I/O
I/O
Same as port 0.
I/O
4-bit I/O ports. N-channel open-drain output up to 9 volts. 1-bit and 4-bit read/write and test is possible. Ports 4 and 5 can be paired to support 8-bit data transfer. 8-bit unit pull-up resistors are assignable by mask option. 4-bit I/O ports. 1-bit or 4-bit read/write and test is possible. Port 6 pins are individually software configurable as input or output. 4-bit pull-up resistors are software assignable; pull-up resistors are automatically disabled for output pins (port 6 only). Ports 6 and 7 can be paired to enable 8-bit data transfer. 4-bit I/O ports. 1-bit and 4-bit read/write and test is possible. Pins are individually software configurable as input or output. 4-bit pull-down resistors are software assignable; pull-down resistors are automatically disabled for output pins.
-
P6.0-P6.3 P7.0-P7.3
I/O
37-34 (11-8) 41-38 (15-12)
KS0-KS3 KS4-KS7
P8.0-P8.3
I/O
16-13 (32-29)
-
NOTE: Parentheses indicate pin number for 44 QFP package.
1-9
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 1-1. KS57C0404/C0408 Pin Descriptions (Continued) Pin Name SCK SO SI BTCO INT0, INT1 Pin Type I/O I/O I/O I/O I Description Serial I/O interface clock signal Serial data output Serial data input Basic timer clock output (2 Hz, 16 Hz, 64 Hz, or 256 Hz at 4.19 MHz) External interrupts. The triggering edge for INT0 and INT1 is selectable. INT0 is synchronized to system clock. Quasi-interrupt with detection of rising edges External interrupt with detection of rising and falling edges. Timer/counter 0 clock output Timer/counter 1 clock output Clock output 2 kHz, 4 kHz, 8 kHz, or 16 kHz frequency output at 4.19 MHz for buzzer sound External clock input for timer/counter 0 External clock input for timer/counter 1 Quasi-interrupt inputs with falling edge detection Number 12 (28) 11 (27) 10 (26) 9 (25) 4, 3 (20, 19) 2 (18) 1 (17) 8 (24) 7 (23) 6 (22) 5 (21) 20 (38) 19 (37) 37-34 (11-8) 41-38 (15-12) 21 (39) 42 (16) 31 (5) 33, 32 (7, 6) 22 (40) (33, 34) Share Pin P0.0 P0.1 P0.2 P0.3 P1.0, P1.1
INT2 INT4 TCLO0 TCLO1 CLO BUZ TCL0 TCL1 KS0-KS3 KS4-KS7 VDD VSS RESET Xin, Xout
I I I/O I/O I/O I/O I/O I/O I/O
P1.2 P1.3 P2.0 P2.1 P2.2 P2.3 P3.0 P3.1 P6.0-P6.3 P7.0-P7.3 - - - -
- - I -
Power supply Ground Reset signal Crystal, ceramic, or RC oscillator signal for system clock (For external clock input, use Xin and input Xin's reverse phase to Xout) Test signal input (must be connected to VSS) No connection (must be connected to VSS)
TEST NC
- -
- -
NOTE: Parentheses indicate pin number for 44 QFP package.
1-10
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
Table 1-2. Overview of KS57C0404/C0408 Pin Data Pin Names P0.0-P0.3 P1.0-P1.2 P1.3 P2.0-P2.3 P3.0-P3.1 P3.2-P3.3 P4.0-P4.3 P5.0-P5.3 P6.0-P6.3 P7.0-P7.3 P8.0-P8.3 Xin, Xout RESET TEST NC VDD, VSS KS0-KS3 KS4-KS7 - - - - - - Share Pins SCK, SO, SI, BTCO INT0, INT1, INT2 INT4 TCLO0, TCLO1, CLO, BUZ TCL0, TCL1 - - I/O Type I/O I I I/O I/O I/O I/O I/O I/O - I I - - Reset Value Input Input Input Input Input Input
(NOTE)
Circuit Type D-1 A-3 B-4 D D-1 D E-2 D-1 D-2 - B - - -
Input Input - - - - -
NOTE: When pull-up resistors are provided, port 4 and port 5 pins are reset to high level; with no pull-ups, they are reset to high impedance.
1-11
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
PIN CIRCUIT DIAGRAMS
VDD VDD
P -CHANNEL IN IN N -CHANNEL SCHMITT TRIGGER PULL-UP RESISTOR
Figure 1-3. Pin Circuit Type A
Figure 1-5. Pin Circuit Type B
VDD
PULL-UP RESISTOR PULL-UP RESISTOR ENABLE
P-CHANNEL
IN
SCHMITT TRIGGER IN SCHMITT TRIGGER
Figure 1-4. Pin Circuit Type A-3
Figure 1-6. Pin Circuit Type B-4
1-12
KS57C0404/C0408/P0408 MICROCONTROLLER
PRODUCT OVERVIEW
VDD VDD
PULL-UP RESISTOR RESISTOR ENABLE
P -CHANNEL DATA OUT N -CHANNEL OUTPUT DISABLE
P -CHANNEL
DATA OUTPUT DISABLE
CIRCUIT TYPE C
I/O
SCHMITT TRIGGER
Figure 1-7. Pin Circuit Type C
Figure 1-9. Pin Circuit Type D-1
DATA
VDD
PULL-UP RESISTOR RESISTOR ENABLE OUTPUT DISABLE
CIRCUIT TYPE C
I/O
CIRCUIT TYPE A P -CHANNEL RESISTOR
DATA OUTPUT DISABLE
CIRCUIT TYPE C
ENABLE I/O
N -CHANNEL PULL-DOWN RESISTOR
CIRCUIT TYPE A
Figure 1-8. Pin Circuit Type D
Figure 1-10. Pin Circuit Type D-2
1-13
PRODUCT OVERVIEW
KS57C0404/C0408/P0408 MICROCONTROLLER
VDD
I/O DATA
OUTPUT DISABLE
N-CHANNEL
Figure 1-11. Pin Circuit Type E-2
1-14
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
13
ELECTRICAL DATA
In this section, information on KS57C0404/0408 electrical characteristics is presented as tables and graphics. The information is arranged in the following order: Standard Electrical Characteristics -- Absolute maximum ratings -- D.C. electrical characteristics -- System clock oscillator characteristics -- I/O capacitance -- A.C. electrical characteristics -- Operating voltage range Miscellaneous Timing Waveforms -- A.C timing measurement point -- Clock timing measurement at Xin and Xout -- TCL timing -- Input timing for RESET -- Input timing for external interrupts -- Serial data transfer timing Stop Mode Characteristics and Timing Waveforms -- RAM data retention supply voltage in stop mode -- Stop mode release timing when initiated by RESET -- Stop mode release timing when initiated by an interrupt request
13-1
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 13-1. Absolute Maximum Ratings (TA = 25 C) Parameter Supply Voltage Input Voltage Output Voltage Output Current High Symbol VDD VI1 VO I OH I OL Conditions - All I/O ports except 4 and 5 - One I/O port active All I/O ports active Output Current Low One I/O port active Rating - 0.3 to + 6.5 - 0.3 to VDD + 0.3 - 0.3 to VDD + 0.3 - 15 - 30 + 30 (Peak value) + 15 (note) All I/O ports, total Operating Temperature Storage Temperature TA Tstg - - + 100 (Peak value) + 60 (note) - 40 to + 85 - 65 to + 150
Duty . C C
Units V V V mA
mA
NOTE: The values for output current low ( IOL ) are calculated as peak value x
13-2
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
Table 13-2. D.C. Electrical Characteristics (TA = - 40 C to + 85 C, VDD = 1.8 V to 5.5 V) Parameter Input High Voltage Symbol VIH1 VIH2 VIH3 Conditions All input pins except those specified below for VIH2 - VIH4 Ports 0, 1, 3, 6, 7, and RESET Ports 4 and 5 with pull-up resistors assigned Ports 4 and 5 are open-drain VIH4 Input Low Voltage VIL1 VIL2 VIL3 Output High Voltage Output Low Voltage VOH VOL1 Xin and Xout All input pins except those specified below for VIL2-VIL3 Ports 0, 1, 3, 6, 7, and RESET Xin and Xout IOH = - 1 mA Ports except 1, 4, and 5 VDD = 4.5 V to 5.5 V IOL = 15 mA, Ports 4, 5 only VDD = 1.8 to 5.5 V IOL = 1.6mA VOL2 VDD = 4.5 V to 5.5 V IOL= 4 mA All output ports except ports 4,5 VDD = 1.8 to 5.5 V IOL = 1.6mA Input High Leakage Current ILIH1 VI = VDD All input pins except those specified below for ILIH2 VI = VDD Xin and Xout VI = 0 V All input pins except below and
RESET
Min 0.7 VDD 0.8 VDD 0.7 VDD
Typ -
Max VDD
Units V
VDD - 0.1 - - 0.3 VDD 0.2 VDD 0.1 VDD - 1.0 - - - - 2 0.4 2 V V V
0.4 - - 3 A
ILIH2 Input Low Leakage Current ILIL1
20 - - -3 A
ILIL2
VI = 0 V Xin and Xout only
- 20
13-3
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 13-2. D.C. Electrical Characteristics (Continued) (TA = - 40 C to + 85 C, VDD = 1.8 V to 5.5 V) Parameter Output High Leakage Current Output Low Leakage Current Pull-Up Resistor Symbol ILOH ILOL RL1 Conditions VO = VDD, All output pins VO = 0 V, All output pins VI = 0 V; VDD = 5 V Ports 0, 1 (not P1.3), 2, 3, 6, 7 VDD = 3 V RL2 VO = VDD - 2V; VDD = 5V Ports 4 and 5 only VDD = 3 V RL3 VDD = 5 V; VI = 0V; RESET VDD = 3 V Pull-Down Resistor Supply Current (1) RL4 VDD = 5 V; VI = VDD; Port 8 VDD = 3 V IDD1 Run mode; VDD = 5 V 10% Crystal oscillator; C1 = C2 = 22 pF VDD = 3 V 10% IDD2 Run mode; VDD = 5 V 10% crystal oscillator, C1 = C2 = 22 pF VDD = 3 V 10% IDD3 Stop mode; VDD = 5 V 10% Stop mode; VDD = 3 V 10% 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz - - Min - - 25 50 15 10 100 200 25 50 - Typ - - 47 95 47 45 220 450 47 95 3.9 2.9 1.8 1.3 1.3 1.2 0.5 0.44 0.2 0.1 Max 3 -3 100 200 70 60 400 800 100 200 8.0 5.5 4.0 3.0 2.5 1.8 1.5 1.0 3 2 A mA mA k Units A A k
NOTES 1. D.C. electrical values for Supply Current (IDD1 to IDD3) do not include current drawn through internal pull-up resistors. 2. The supply current assumes a CPU clock of fx/4.
13-4
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
Table 13-3. Main System Clock Oscillator Characteristics (TA = - 40 C + 85 C, VDD = 1.8 V to 5.5 V) Oscillator Ceramic Oscillator Clock Configuration
Xin Xout
Parameter Oscillation frequency (1)
Test Condition VDD = 2.7 V to 5.5 V
Min 0.4
Typ -
Max 6.0
Units MHz
C1
C2
VDD = 1.8 V to 5.5 V Stabilization time (2) Crystal Oscillator
Xin Xout
0.4 - 0.4
- - -
4.2 4 6.0 ms MHz
VDD = 3 V VDD = 2.7 V to 5.5 V
Oscillation frequency (1)
C1
C2
VDD = 1.8 V to 5.5 V Stabilization time (2) External Clock
Xin Xout
0.4 - 0.4
- - -
4.2 10 6.0 ms MHz
VDD = 3 V VDD = 2.7 V to 5.5 V
Xin input frequency (1)
VDD = 1.8 V to 5.5 V Xin input high and low level width (tXH, tXL) -
0.4 83.3
- -
4.2 1250 ns
NOTES 1. Oscillation frequency and Xin input frequency data are for oscillator characteristics only. 2. Stabilization time is the interval required for oscillating stabilization after a power-on occurs, or when stop mode is terminated.
13-5
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 13-4. Input/Output Capacitance (TA = 25 C, VDD = 0 V ) Parameter Input Capacitance Output Capacitance I/O Capacitance Symbol CIN COUT CIO Condition f = 1 MHz; Unmeasured pins are returned to VSS Min - Typ - Max 15 Units pF
Table 13-5. A.C. Electrical Characteristics (TA = - 40 C to + 85 C, VDD = 1.8 V to 5.5 V) Parameter Instruction Cycle Time Symbol tCY Conditions VDD = 2.7 V to 5.5 V VDD = 1.8 V to 5.5 V TCL0, TCL1 Input Frequency f TI0, f TI1 VDD = 2.7 V to 5.5 V VDD = 1.8 V to 5.5V TCL0, TCL1 Input High, Low Width tTIH0, tTIL0 tTIH1, tTIL1 VDD = 2.7 V to 5.5 V VDD = 1.8 V to 5.5 V SCK Cycle Time tKCY VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 1.8 V to 5.5 V External SCK source Internal SCK source SCK High, Low Width tKH, tKL VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 1.8 V to 5.5 V External SCK source Internal SCK source 0.48 1.8 800 670 3200 3800 335 tKCY/ 2 - 50 1600 tKCY/ 2 - 150 - - s - - s - Min 0.67 0.95 0 - 1.5 1 - s MHz Typ - Max 64 Units s
13-6
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
Table 13-5. A.C. Electrical Characteristics (Continued) (TA = - 40 C to + 85 C, VDD = 1.8 V to 5.5 V) Parameter SI Setup Time to SCK High Symbol tSIK Conditions VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 1.8 V to 5.5 V External SCK source Internal SCK source SI Hold Time to SCK High tKSI VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 1.8 V to 5.5 V External SCK source Internal SCK source Output Delay for SCK to SO tKSO (1) VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 1.8 V to 5.5 V External SCK source Internal SCK source Interrupt Input High, Low Width RESET Input Low Width tINTH, tINTL INT0 INT1, INT2, INT4, KS0 - KS7 tRSL Input
(2)
Min 100 150 150 500 400 400 600 500 -
Typ -
Max -
Units ns
-
-
ns
-
300 250 1000 1000
ns
-
-
s
10 10 - - s
NOTES 1. R(1Kohm) and C(100pF) are the load resistance and load capacitance of the SO output line. 2. Minimum value for INT0 is based on a clock of 2tCY or 128 / fx as assigned by the IMOD0 register setting.
13-7
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
CPU CLOCK 1.5 MHz
Main Osc. Freq. ( Divided by 4 ) 6 MHz
1.05 kHz
4.2 MHz
15.625 kHz 1 2 3 4 5 6
400 kHz 7
SUPPLY VOLTAGE (V) CPU CLOCK = 1/n x oscillator frequency (n = 4, 8, 64)
Figure 13-1. Standard Operating Voltage Range
Table 13-6. RAM Data Retention Supply Voltage in Stop Mode (TA = - 40 C to + 85 C) Parameter Data retention supply voltage Data retention supply current Release signal set time Oscillator stabilization wait time (1) Symbol VDDDR IDDDR tSREL tWAIT Conditions - VDDDR = 1.5 V - Released by RESET Released by interrupt Min 1.5 - 0 - - Typ - 0.1 - 217 / fx
(2)
Max 5.5 10 - - -
Unit V A s ms ms
NOTES 1. During oscillator stabilization wait time, all CPU operations must be stopped to avoid instability during oscillator start-up. 2. Use the basic timer mode register (BMOD) interval timer to delay execution of CPU instructions during the wait time.
13-8
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
TIMING WAVEFORMS
INTERNAL RESET OPERATION STOP MODE DATA RETENTION MODE IDLE MODE OPERATING MODE
VDD VDDDR
EXECUTION OF STOP INSTRUCTION
RESET
tWAIT tSREL
Figure 13-2. Stop Mode Release Timing When Initiated By RESET
IDLE MODE STOP MODE DATA RETENTION MODE NORMAL OPERATING MODE
VDD VDDDR
EXECUTION OF STOP INSTRUCTION
tSREL
tWAIT
POWER-DOWN MODE TERMINATING SIGNAL (INTERRUPT REQUEST)
Figure 13-3. Stop Mode Release Timing When Initiated By Interrupt Request
13-9
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
Timing Waveforms (continued)
0.8 VDD 0.2 VDD
MEASUREMENT POINTS
0.8 VDD 0.2 VDD
Figure 13-4. A.C. Timing Measurement Points (Except for Xin)
1 / fx
t XL
t XH
Xin
VDD - 0.1 V
0.1 V
Figure 13-5. Clock Timing Measurement at Xin
1 / fTI
t TIL
t TIH
0.8 VDD 0.2 VDD
TCL
Figure 13-6. TCL Timing
13-10
KS57C0404/C0408/P0408 MICROCONTROLLER
ELECTRICAL DATA
tRSL
RESET
0.2 V DD
Figure 13-7. Input Timing for RESET Signal
t INTL
tINTH
INT0, 1, 2, 4 KS0 to KS7
0.8 V DD 0.2 V DD
Figure 13-8. Input Timing for External Interrupts and Quasi-Interrupts
13-11
ELECTRICAL DATA
KS57C0404/C0408/P0408 MICROCONTROLLER
tKCY tKL
SCK
tKH
0.8 VDD 0.2 VDD
tSIK
tKSI
0.8 VDD
SI
INPUT DATA 0.2 VDD
tKSO
OUTPUT DATA
SO
Figure 13-9. Serial Data Transfer Timing
13-12
KS57C0408/P0408 MICROCONTROLLER
ECHANICAL DATA
14
MECHANICAL DATA
This section contains the following information about the device package: -- 42-SDIP-600 package dimensions in millimeters -- 44-QFP-1010B package dimensions in millimeters
#42
#22
0 ~ 15
14.00 0.2
4 2-SD IP -6 0 0
#1
#21
15.24
(1. 77)
3.50 0.2
0.50 0. 1
1. 00 0.1
1.778
N O TE: D imens ions are in millim eters .
Figure 14-1. 42-SDIP-600 Package Dimensions
0. 51 M IN
3.30 0.3
5.08 MAX
39.10 0.2
0 .2 5 +0 . 1 - 0 .0 5
14-1
MECHANICAL DATA
KS57C0408/P0408 MICROCONTROLLER
13.20 0.30
0~8
10. 00 0.2
0 .1 5 + 0 . 1 - 0.05
13. 20 0. 30
10.00 0.2
0.1 MAX
4 4-QFP -1 0 10 B
#44
#1 + 0.10 0. 35 - 0.05 0.80 0.0 MIN 2.05 0. 1 2.30 MAX N O TE: Dim ensions are in m illimet ers.
1. 00
Figure 14-2. 44-QFP-1010B Package Dimensions
14-2
0. 80 0.20
KS57C0404/C0408/P0408 MICROCONTROLLER
KS57P0408 OTP
15
OVERVIEW
KS57P0408 OTP
The KS57P0408 single-chip CMOS microcontroller is the OTP (One Time Programmable) version of the KS57C0404/C0408 microcontroller. It has an on-chip OTP ROM instead of masked ROM. The EPROM is accessed by serial data format. The KS57P0408 is fully compatible with the KS57C0404/C0408, both in function and in pin configuration. Because of its simple programming requirements, the KS57P0408 is ideal for use as an evaluation chip for the KS57C0404/C0408.
P1.3 / INT4 P1.2 / INT2 P1.1 / INT1 P1.0 / INT0 P2.3 / BUZ P2.2 / CLO P2.1 / TCLO1 P2.0 / TCLO0 P0.3 / BTCO P0.2 / SI P0.1 / SO P0.0 / SCK P8.3 P8.2 P8.1 P8.0 P3.3 P3.2 SDAT / P3.1 / TCL1 SCLK / P3.0 / TCL0 VDD / VDD
1 42 2 41 3 40 4 39 5 38 6 37 7 36 8 35 9 34 10 33 11 KS57P0408 32 (42-SDIP-600) 12 31 13 30 14 29 15 28 16 27 17 26 18 25 19 24 20 23 21 22
VSS / VSS P7.0 / KS4 P7.1 / KS5 P7.2 / KS6 P7.3 / KS7 P6.0 / KS0 P6.1 / KS1 P6.2 / KS2 P6.3 / KS3 Xin Xout
RESET /
RESET
P5.0 P5.1 P5.2 P5.3 P4.0 P4.1 P4.2 P4.3 TEST / TEST
NOTE: The bolds indicate an OTP pin name.
Figure 15-1. KS57P0408 Pin Assignments (42-SDIP Package)
15-1
KS57P0408 OTP
KS57C0404/C0408/P0408 MICROCONTROLLER
NC P3.3 P3.2 SDAT / P3.1 / TCL1 SCLK / P3.0 / TCL0 VDD / VDD TEST / TEST P4.3 P4.2 P4.1 P4.0
34 35 36 37 38 39 40 41 42 43 44
33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12
NC P8.0 P8.1 P8.2 P8.3 P0.0 / SCK P0.1 / SO P0.2 / SI P0.3 / BTCO P2.0 / TCLO0 P2.1 / TCLO1
KS57P0408
(44-QFP-1010B)
P2.2 / CLO P2.3 / BUZ P1.0 / INT0 P1.1 / INT1 P1.2 / INT2 P1.3 / INT4 VSS / VSS P7.0 / KS4 P7.1 / KS5 P7.2 / KS6 P7.3 / KS7
P5.3 P5.2 P5.1 P5.0
NOTE:
The bolds indicate an OTP pin name.
Figure 15-2. KS57P0408 Pin Assignments (44-QFP Package)
15-2
RESET
Xout Xin P6.3/KS3 P6.2/KS2 P6.1/KS1 P6.0/KS0
/RESET
1 2 3 4 5 6 7 8 9 10 11
KS57C0404/C0408/P0408 MICROCONTROLLER
KS57P0408 OTP
Table 15-1. Descriptions of Pins Used to Read/Write the EPROM Main Chip Pin Name P3.1 Pin Name SDAT Pin No. 19 (37) During Programming I/O I/O Function Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input / push-pull output port. Serial clock pin. Input only pin. Power supply pin for EPROM cell writing (indicates that OTP enters into the writing mode). When 12.5 V is applied, OTP is in writing mode and when 5 V is applied, OTP is in reading mode. (Option) Chip initialization Logic power supply pin. VDD should be tied to +5 V during programming.
P3.0 TEST
SCLK VPP(TEST)
20 (38) 22 (40)
I/O I
RESET VDD / VSS
RESET VDD / VSS
31 (5) 21/42(39/16)
I I
NOTE: ( ) means the 44-QFP OTP pin number.
Table 15-2. Comparison of KS57P0408 and KS57C0404/C0408 Features Characteristic Program Memory Operating Voltage (VDD) OTP Programming Mode Pin Configuration EPROM Programmability KS57P0408 8 K-byte EPROM 2.0 V to 5.5 V VDD = 5 V, VPP(TEST)=12.5V 42SDIP, 44QFP User Program 1 time 42SDIP, 44QFP Programmed at the factory KS57C0404/C0408 4 K-byte mask ROM: KS57C0404 8 K-byte mask ROM: KS57C0408 1.8 V to 5.5V
OPERATING MODE CHARACTERISTICS When 12.5 V is supplied to the VPP(TEST) pin of the KS57P0408, the EPROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 15-3 below. Table 15-3. Operating Mode Selection Criteria VDD 5V Vpp (TEST) 5V 12.5 V 12.5 V 12.5 V REG/ MEM 0 0 0 1 Address (A15-A0) 0000H 0000H 0000H 0E3FH 1 0 1 0 EPROM read EPROM program EPROM verify EPROM read protection R/W Mode
NOTE: "0" means Low level; "1" means High level.
15-3
KS57P0408 OTP
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 15-4. D.C. Electrical Characteristics (TA = - 40 C to + 85 C, VDD = 2.0 V to 5.5 V) Parameter Input High Voltage Symbol VIH1 VIH2 VIH3 Conditions All input pins except those specified below for VIH2 - VIH4 Ports 0, 1, 3, 6, 7, and RESET Ports 4 and 5 with pull-up resistors assigned Ports 4 and 5 are open-drain VIH4 Input Low Voltage VIL1 VIL2 VIL3 Output High Voltage Output Low Voltage VOH VOL1 Xin and Xout All input pins except those specified below for VIL2-VIL3 Ports 0, 1, 3, 6, 7, and RESET Xin and Xout IOH = - 1 mA Ports except 1, 4, and 5 VDD = 4.5 V to 5.5 V IOL = 15 mA, Ports 4, 5 only VDD = 2.0 to 5.5 V IOL = 1.6mA VOL2 VDD = 4.5 V to 5.5 V IOL= 4 mA All output ports except ports 4,5 VDD = 2.0 to 5.5 V IOL = 1.6mA Input High Leakage Current ILIH1 VI = VDD All input pins except those specified below for ILIH2 VI = VDD Xin and Xout VI = 0 V All input pins except below and
RESET
Min 0.7 VDD 0.8 VDD 0.7 VDD
Typ -
Max VDD
Units V
VDD - 0.1 - - 0.3 VDD 0.2 VDD 0.1 VDD - 1.0 - - - - 2 0.4 2 V V V
0.4 - - 3 A
ILIH2 Input Low Leakage Current ILIL1
20 - - -3 A
ILIL2
VI = 0 V Xin and Xout only
- 20
15-4
KS57C0404/C0408/P0408 MICROCONTROLLER
KS57P0408 OTP
Table 15-4. D.C. Electrical Characteristics (Continued) (TA = - 40 C to + 85 C, VDD = 2.0 V to 5.5 V) Parameter Output High Leakage Current Output Low Leakage Current Pull-Up Resistor Symbol ILOH ILOL RL1 Conditions VO = VDD, All output pins VO = 0 V, All output pins VI = 0 V; VDD = 5 V Ports 0, 1 (not P1.3), 2, 3, 6, 7 VDD = 3 V RL2 VO = VDD - 2V; VDD = 5V Ports 4 and 5 only VDD = 3 V RL3 VDD = 5 V; VI = 0V; RESET VDD = 3 V Pull-Down Resistor Supply Current (1) RL4 VDD = 5 V; VI = VDD; Port 8 VDD = 3 V IDD1 Run mode; VDD = 5 V 10% Crystal oscillator; C1 = C2 = 22 pF VDD = 3 V 10% IDD2 Run mode; VDD = 5 V 10% crystal oscillator, C1 = C2 = 22 pF VDD = 3 V 10% IDD3 Stop mode; VDD = 5 V 10% Stop mode; VDD = 3 V 10% 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz 6.0 MHz 4.19 MHz - - Min - - 25 50 15 10 100 200 25 50 - Typ - - 47 95 47 45 220 450 47 95 3.9 2.9 1.8 1.3 1.3 1.2 0.5 0.44 0.2 0.1 Max 3 -3 100 200 70 60 400 800 100 200 8.0 5.5 4.0 3.0 2.5 1.8 1.5 1.0 3 2 A mA mA k Units A A k
NOTES 1. D.C. electrical values for Supply Current (IDD1 to IDD3) do not include current drawn through internal pull-up resistors. 2. The supply current assumes a CPU clock of fx/4.
15-5
KS57P0408 OTP
KS57C0404/C0408/P0408 MICROCONTROLLER
Table 15-5. A.C. Electrical Characteristics (TA = - 40 C to + 85 C, VDD = 2.0 V to 5.5 V) Parameter Instruction Cycle Time Symbol tCY Conditions VDD = 2.7 V to 5.5 V VDD = 2.0 V to 5.5 V TCL0, TCL1 Input Frequency f TI0, f TI1 VDD = 2.7 V to 5.5 V VDD = 2.0 V to 5.5V TCL0, TCL1 Input High, Low Width tTIH0, tTIL0 tTIH1, tTIL1 VDD = 2.7 V to 5.5 V VDD = 2.0 V to 5.5 V SCK Cycle Time tKCY VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 2.0 V to 5.5 V External SCK source Internal SCK source SCK High, Low Width tKH, tKL VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 2.0 V to 5.5 V External SCK source Internal SCK source 0.48 1.8 800 670 3200 3800 335 tKCY/ 2 - 50 1600 tKCY/ 2 - 150 - - s - - s - Min 0.67 0.95 0 - 1.5 1 - s MHz Typ - Max 64 Units s
15-6
KS57C0404/C0408/P0408 MICROCONTROLLER
KS57P0408 OTP
Table 15-5. A.C. Electrical Characteristics (Continued) (TA = - 40 C to + 85 C, VDD = 2.0 V to 5.5 V) Parameter SI Setup Time to SCK High Symbol tSIK Conditions VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 2.0 V to 5.5 V External SCK source Internal SCK source SI Hold Time to SCK High tKSI VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 2.0 V to 5.5 V External SCK source Internal SCK source Output Delay for SCK to SO tKSO (1) VDD = 2.7 V to 5.5 V External SCK source Internal SCK source VDD = 2.0 V to 5.5 V External SCK source Internal SCK source Interrupt Input High, Low Width RESET Input Low Width tINTH, tINTL INT0 INT1, INT2, INT4, KS0 - KS7 tRSL Input
(2)
Min 100 150 150 500 400 400 600 500 -
Typ -
Max -
Units ns
-
-
ns
-
300 250 1000 1000
ns
-
-
s
10 10 - - s
NOTES 1. R(1Kohm) and C(100pF) are the load resistance and load capacitance of the SO output line. 2. Minimum value for INT0 is based on a clock of 2tCY or 128 / fx as assigned by the IMOD0 register setting.
15-7
KS57P0408 OTP
KS57C0404/C0408/P0408 MICROCONTROLLER
CPU CLOCK 1.5 MHz
Main Osc. Freq. ( Divided by 4 ) 6 MHz
1.05 kHz
4.2 MHz
15.625 kHz 1 2 3 4 5 6 7
400 kHz
SUPPLY VOLTAGE (V) CPU CLOCK = 1/n x oscillator frequency (n = 4, 8, 64)
Figure 15-3. Standard Operating Voltage Range
15-8
KS57C0404/C0408/P0408 MICROCONTROLLER
KS57P0408 OTP
START
Address= First Location
VDD =5V, V PP=12.5V
x= 0
Program One 1ms Pulse
Increment X
YES
x = 10
NO FAIL
Verify Byte
Verify 1 Byte
FAIL
Last Address
NO
Increment Address
VDD = V PP= 5 V
FAIL
Compare All Byte
PASS
Device Failed
Device Passed
Figure 15-4. OTP Programming Algorithm
15-9
KS57P0408 OTP
KS57C0404/C0408/P0408 MICROCONTROLLER
NOTES
15-10

▲Up To Search▲

Price & Availability of KS57C0404

	To Download KS57C0404 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .